LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: FAQ :: News :: Downloads :: Tracker    

    I2C controller core: Overview

    Details

    Name: i2c
    Created: 25-Sep-2001 10:15:03
    Updated: 03-Nov-2008 14:55:35
    CVS: browse

    Other project properties

    Category :: Communication controller
    Language :: Verilog
    Language :: VHDL
    Phaze :: ASIC proven
    Phaze :: Design done
    Phaze :: FPGA proven
    Standard :: Wishbone compliant core
    Development status :: Production/Stable

    Project maintainers

  • Richard Herveille
  • Statistics

  • view
  • Opened bugs

  • project has opened bugs
  •    


    Description

    I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange between devices. It is primarily used in the consumer and telecom market sector and as a board level communications protocol.
    The OpenCores I2C Master Core provides an interface between a Wishbone Master and an I2C bus.
    It is an easy path to add I2C capabilities to any Wishbone compatible system.

    You can find the I2C specifications on Phillips web Site.
    Work was originally started by Frédéric Renet. You can find his webpage here.

    Features

    • Compatible with Philips I2C bus standard
    • Multi-Master Operation
    • Software programmable timing
    • Clock stretching and wait state generation
    • Interrupt or bit-polling driven byte-by-byte data-transfers
    • Arbitration lost interrupt, with automatic transfer cancelation
    • (Repeated)Start/Stop signal generation/detection
    • Bus busy detection
    • Supports 7 and 10bit addressing
    • Fully static and synchronous design
    • Fully synthesisable

    Documentation

    • Revision 0.8 of the WISHBONE I2C Master Core specifications are available here.
    • Also see the FAQ page.

    Licensing

    Check the FAQ page for information regarding Philips I2C/SMBus licensing information.

    Status

    • Design is available in VHDL and Verilog from OpenCores CVS via cvsweb or via cvsget

    Synthesis results

    Push-button synthesis results for various targets.

    Actel:

    • A54SX16ATQ100-std: 352Modules@58MHz
    Altera:
    • FLEX: EPF10K50ETC144-3: 294LCELLs@82MHz
    • ACEX: EPF20K30ETC144-3: 257ATOMs@74MHz
    Xilinx:
    • Spartan-II: 2S15CS144-5: 229LUTs@82MHz
    • Virtex-E: XCV50ECS144-8: 230LUTs@118MHz

    Users

    • CATC "Computer Access Technology Corporation is a user and supporter of the OpenCores I2C Soft IP Core"


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.