LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker    

    HDB3/B3ZS Encoder+Decoder: Overview

    Details

    Name: hdbn
    Created: 27-Apr-2003 23:24:03
    Updated: 16-Mar-2006 11:57:23
    CVS: browse

    Other project properties

    Category :: Communication controller
    Language :: VHDL
    Development status :: Production/Stable

    Project maintainers

  • Allan Herriman
  • Statistics

  • view
  • Opened bugs

  • project has opened bugs
  •    


    Description

    This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-T G.703.

    Note: HDB2 and B3ZS are different names for the same encoding.

    HDB3 is typically used to encode data at 2.048 (E1), 8.448 (E2) and 34.368Mb/s (E3)
    B3ZS is typically used to encode data at 44.736Mb/s (T3)

    Features

    • HDB3 / HDB2 selected by a generic.
    • Code Error output on decoder.
    • P and N outputs (on encoder) or inputs (on decoder) may be active high or active low, selected by a generic.
    • P and N outputs on encoder may be controlled to be “full width” (NRZ) or “half width” (RZ) to suit the external LIU.

    Status

    • Alpha tests look good.
    • Code and documentation available in the HDBN project in CVSWeb


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.