LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Overview :: News :: Downloads :: Tracker    

    5x4Gbps CRC generator designed with standard cells: Overview

    Details

    Name: fast-crc
    Created: 22-Jul-2002 13:23:39
    Updated: 05-May-2004 15:00:38
    CVS: browse

    Other project properties

    Category :: Arithmetic core
    Language :: VHDL
    License :: GPL
    Development status :: Production/Stable

    Project maintainers

  • Jose Maria Nadal
  • Statistics

  • view
  • Description

    A 32-bit parallel and highly pipelined Cyclic Redundancy Code (CRC) generator is presented. The design can handle 5 different channels at an input rate of 2Gbps each (the total output throughput is 5x4Gbps.)

    The generated CRCs are compatible with the 32-bit Ethernet standards. The circuit has been implemented with standard cells in a 0.35Micron standard CMOS process using the properties of Galois Fields and has been conceived as a "free" IP.

    Features

    • 5 independent channels @ 4Gbps each
    • Works (simulations) with a standard AMS 0.35Micron process

    Status

    • Ready to use.


     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.