LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Michael Unneback

    Usernameunneback
    FullnameMichael Unneback
    Emailmichael@o...
    CitySKULTUNA
    CountrySE
    Account created   24-Apr-2004 08:02:48
    Last logged in12-Nov-2008 11:45:44

    Skils
    Senior HW designer

    Projects

  • Test Project
    test the CVS. Test.Test.Test.Test.Test.Test.Test.Test.

  • WISHBONE Builder
    A WISHBONE interconnect matrix generator written in PERL/Tk. Generates HDL from a text description or via GUI input.

  • OpenRISC 1000
    OpenRISC 1000 is an architecture of a family of open source, synthesizable RISC microprocessor cores. It is a 32-bit load and store RISC architecture designed with emphasis on speed, compact instruction set and scalability. OpenRISC 1000 targets wide range of embedded environments.

    •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.