LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Steve Fielding

    Usernamesfielding
    FullnameSteve Fielding
    Emailsfielding@b...
    CityWalnut Creek
    StateCA
    CountryUS
    Account created   25-Feb-2004 09:08:48
    Last logged in28-Aug-2008 00:42:30

    Projects

  • OpenRisc Development Board
    Opensource OpenRisc Development Board. All CADsoft Eagle design files available to recreate the board using EagleLite, a freeware PCB design tool. Uses the largest Cyclone 2 device available in a QFP package, thus allowing larger RTL designs to be ported, but at the same time allowing easier PCB design and board assembly. Board design is double sided, and can be manufactured using low cost batch PCB services.

  • SD/MMC Controller
    SD (Secure Digital) and MMC memory card controller with Wishbone slave interface. Handles all aspects of card initialization, 512 byte block read, and block write. Hides the complicated SD/MMC memory interface, and presents the user with a simple Fifo interface. Provides transfer speeds up to 24Mbps.

  • SD/MMC/SPIflash FPGA Config
    Store FPGA configuration files in SD/MMC cards, or SPI flash, and load into FPGA using cheap microprocessor. Very low component count, configures FPGA at 2Mbps, download files from PC to flash at 400Kbps.

  • USB 1.1 Host and Function IP core
    USB 1.1 host and function modes of operation. Full (12Mbps) and low speed (1.5Mbps) operation. Isochronous data transfers supported. Function mode supports four endpoints.

    • News

  • New FPGA Configuration Scheme
  • Usbhostslave Development Kit

    		•
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.