LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Personal page of Jesse Off

    Usernamejoff
    FullnameJesse Off
    Emailjoff@e...
    CityFountain Hills
    StateArizona
    CountryUSA
    Account created   08-Jun-2006 06:01:27
    Last logged in11-Jan-2007 21:03:28

    Skils
    http://www.embeddedARM.com

    Projects

  • Technologic Systems TS-7300 FPGA Computer
    A ready-to-build boilerplate Quartus II project including all pin locks, assignments, and a Verilog implementation of a WISHBONE bus between the Altera EP2C8 CyloneII FPGA and the 200Mhz Cirrus Logic ARM9 CPU running Linux 2.4 for the Technologic Systems TS-7300

    • News

  • Technologic Systems TS-7300 FPGA computer support

    		•
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.