LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Personal page of Daniel Koethe

    Usernamedkoethe
    FullnameDaniel Koethe
    Emaildkoethe@w...
    CityChemnitz
    StateSaxonia
    CountryDE
    Account created   19-Nov-2007 18:18:10
    Last logged in27-Aug-2008 13:41:38

    Skils
    Hardware Design Engineer

    Projects

  • OPB PSRAM Controller
    Memory Controller to acess a pseudo static ram in synchronous mode.
  • OPB SPI Slave
    The OPB SPI-Slave Core is full configurable and support DMA-Transfers to write or read data directly to a memory.
    The SPI-Slave receive/transmit Data to a SPI-Master, for example a DSP or processor. The SPI-Clock and OPB-Bus clocks are complete independent and data is buffered in two asynchronous fifos.
  •  
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.