LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Browse news    

    News

    Small risc core supports interrupts, compiles using free WebPack tools. posted by John Clayton
    source: John Clayton, risc16f84_clk2x author     		06-Dec-2002
    The risc16f84_clk2x core has been re-written to support interrupts, as tested by running c-code in a Xilinx XC2S200 FPGA. The code has now been ported to free Xilinx WebPack tools. Sample C-code is given. The debugger has automatic BAUD rate synchronization features.http://www.opencores.org/projects/risc16f84/
     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.