LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Browse news    

    OpenCores and general hardware news

    Archive contains 99 news of selected type.

    News type:
    < prev   10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20   next >

    Handasa Arabia Organization Announcement posted by Mohamed A. Salem
    source: Handasa Arabia
    18-Mar-2003
    Handasa Arabia organization is a community of volunteer engineers worldwide that addresses the design of Open Source engineering systems' solutions. HA is founded by three young Arabic engineers.....Read more about HA & Join us at Handasa Arabia.org
    Top
     
    CAN IP Core released posted by Igor Mohor
    source: CAN IP Core released
    27-Feb-2003
    An CAN 2.0B Controller has been released. A small testbench (that need to be improved) is also included.
    Top
     
    Integration of IP cores: The natural way posted by Eli Billauer 13-Feb-2003
    Announcing the first release Perlilog, an innovative tool for automatic handling of IP cores written in Verilog. This tool opens a new way to creating Systems-on-Chip (SoC) quickly, reliably, and with minimal human effort.
    Go to the Perlilog page and download a copy.
    Top
     
    OpenTech cdrom posted by Jamil Khatib 06-Dec-2002
    Release 1.2.1 of OpenTech cdrom is available now.
    The new release contains more than 40 new free open source hardware releated design tools and free hardware designs.
    For more information visit OpenTech cdrom page
    Top
     
    Small risc core supports interrupts, compiles using free WebPack tools. posted by John Clayton
    source: John Clayton, risc16f84_clk2x author
    06-Dec-2002
    The risc16f84_clk2x core has been re-written to support interrupts, as tested by running c-code in a Xilinx XC2S200 FPGA. The code has now been ported to free Xilinx WebPack tools. Sample C-code is given. The debugger has automatic BAUD rate synchronization features.http://www.opencores.org/projects/risc16f84/
    Top
     

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.