LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openppc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Phillip L. Harbison" <alvitar@x...>
    Date: Tue, 20 Nov 2001 14:27:15 -0500
    Subject: Re: [openppc] Articia & Escena
    Top

    M&M's wrote:
    > They can, but don't want...
    
    At least Motorola has increased the speed of the MPC107.  I
    believe it is up to 100MHz memory bus now.  But, IIRC, still
    no report for synchronous DRAM, AGP, etc.
    
    > I did not have time to look at the chips you sent as attachment,
    > but I think these are not modern enough for a decent G4
    > implementation. Correct me if I am wrong.
    
    The Articia chip looks promising.  It supports a 133 MHz memory
    bus and SDRAM.  It supports two busses: a PCI bus with 3 slot
    loads and an AGP bus, or dual PCI busses.  In the dual PCI mode,
    I believe the second bus is 64-bit PCI.  I may try a design
    with this chip.  I mainly want to build a server (a dual G4
    version of the Apple Network Server) so AGP wasn't very high
    on my priority list but support for 133 MHz and SDRAM is.
    
    -- 
    Phil Harbison
    mailto:alvitar@x...
    
    
    

    ReferenceAuthor
    Re: [openppc] Articia & EscenaTest1
    Re: [openppc] Articia & EscenaM&M's

    Follow upAuthor
    Re: [openppc] Articia & EscenaJ D Bakker

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.