LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Fri May 30 15:07:14 CEST 2008
    Subject: [cvs-checkins] MODIFIED: jop ...
    Top
    Date: 00/08/05 30:15:07

    Modified: jop/vhdl/memory sc_sram32_flash.vhd
    Log:
    no message


    Revision Changes Path
    1.8 jop/vhdl/memory/sc_sram32_flash.vhd

    http://www.opencores.org/cvsweb.shtml/jop/vhdl/memory/sc_sram32_flash.vhd.diff?r1=1.7&r2=1.8

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: sc_sram32_flash.vhd
    ===================================================================
    RCS file: /cvsroot/9914pich/jop/vhdl/memory/sc_sram32_flash.vhd,v
    retrieving revision 1.7
    retrieving revision 1.8
    diff -u -b -r1.7 -r1.8
    --- sc_sram32_flash.vhd 22 May 2008 12:10:47 -0000 1.7
    +++ sc_sram32_flash.vhd 30 May 2008 13:07:14 -0000 1.8
    @@ -20,7 +20,7 @@


    --
    --- sc_sram32_flash_wr_2ws.vhd
    +-- sc_sram32_flash.vhd
    --
    -- SimpCon compliant external memory interface
    -- for 32-bit SRAM (e.g. Cyclone board)
    @@ -99,7 +99,6 @@
    signal state : state_type;
    signal next_state : state_type;

    - signal nwr_int : std_logic;
    signal wait_state : unsigned(3 downto 0);
    signal cnt : unsigned(1 downto 0);




     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.