LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Thu May 29 18:47:45 CEST 2008
    Subject: [cvs-checkins] MODIFIED: jop ...
    Top
    Date: 00/08/05 29:18:47

    Modified: jop/vhdl/memory mem_sc.vhd
    Log:
    no message


    Revision Changes Path
    1.17 jop/vhdl/memory/mem_sc.vhd

    http://www.opencores.org/cvsweb.shtml/jop/vhdl/memory/mem_sc.vhd.diff?r1=1.16&r2=1.17

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: mem_sc.vhd
    ===================================================================
    RCS file: /cvsroot/9914pich/jop/vhdl/memory/mem_sc.vhd,v
    retrieving revision 1.16
    retrieving revision 1.17
    diff -u -b -r1.16 -r1.17
    --- mem_sc.vhd 28 May 2008 17:43:26 -0000 1.16
    +++ mem_sc.vhd 29 May 2008 16:47:44 -0000 1.17
    @@ -366,7 +366,7 @@
    --
    -- prepare RAM address registering
    --
    -process(addr_reg, mem_in, ain, bin, state, inc_addr_reg, index, pos_reg, offset_reg)
    +process(addr_reg, sc_mem_in, mem_in, ain, bin, state, inc_addr_reg, index, pos_reg, offset_reg)
    begin

    -- default values



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.