|
Message
From: cvs at opencores.org<cvs@o...>
Date: Mon Apr 28 00:14:29 CEST 2008
Subject: [cvs-checkins] MODIFIED: t400 ...
Date: 00/08/04 28:00:14 Modified: t400/syn/t421/xc3s1000 rom_t42x.vhd Log: derived from hex2rom 1.2 Revision Changes Path 1.2 t400/syn/t421/xc3s1000/rom_t42x.vhd http://www.opencores.org/cvsweb.shtml/t400/syn/t421/xc3s1000/rom_t42x.vhd.diff?r1=1.1&r2=1.2 (In the diff below, changes in quantity of whitespace are not shown.) Index: rom_t42x.vhd =================================================================== RCS file: /cvsroot/arniml/t400/syn/t421/xc3s1000/rom_t42x.vhd,v retrieving revision 1.1 retrieving revision 1.2 diff -u -b -r1.1 -r1.2 --- rom_t42x.vhd 26 Apr 2008 22:14:35 -0000 1.1 +++ rom_t42x.vhd 27 Apr 2008 22:14:29 -0000 1.2 @@ -13,17 +13,11 @@ end rom_t42x; architecture rtl of rom_t42x is - signal A_r : std_logic_vector(9 downto 0); begin process (Clk) begin if Clk'event and Clk = '1' then - A_r <= A; - end if; - end process; - process (A_r) - begin - case to_integer(unsigned(A_r)) is + case to_integer(unsigned(A)) is when 000000 => D <= "01000100"; -- 0x0000 when 000001 => D <= "00110011"; -- 0x0001 when 000002 => D <= "01011001"; -- 0x0002 @@ -605,5 +599,6 @@ when 000578 => D <= "01000001"; -- 0x0242 when others => D <= "--------"; end case; + end if; end process; end;
|
 |