LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Sun Apr 27 21:52:31 CEST 2008
    Subject: [cvs-checkins] MODIFIED: aemb ...
    Top
    Date: 00/08/04 27:21:52

    Modified: aemb/rtl/verilog aeMB2_iwbif.v
    Log:
    added iwb_tag_o signal tied to MSR_ICE.




    Revision Changes Path
    1.5 aemb/rtl/verilog/aeMB2_iwbif.v

    http://www.opencores.org/cvsweb.shtml/aemb/rtl/verilog/aeMB2_iwbif.v.diff?r1=1.4&r2=1.5

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: aeMB2_iwbif.v
    ===================================================================
    RCS file: /cvsroot/sybreon/aemb/rtl/verilog/aeMB2_iwbif.v,v
    retrieving revision 1.4
    retrieving revision 1.5
    diff -u -b -r1.4 -r1.5
    --- aeMB2_iwbif.v 26 Apr 2008 01:09:06 -0000 1.4
    +++ aeMB2_iwbif.v 27 Apr 2008 19:52:31 -0000 1.5
    @@ -1,4 +1,4 @@
    -/* $Id: aeMB2_iwbif.v,v 1.4 2008/04/26 01:09:06 sybreon Exp $
    +/* $Id: aeMB2_iwbif.v,v 1.5 2008/04/27 19:52:31 sybreon Exp $
    **
    ** AEMB2 EDK 6.2 COMPATIBLE CORE
    ** Copyright (C) 2004-2008 Shawn Tan <shawn.tan@a...>
    @@ -30,11 +30,11 @@

    module aeMB2_iwbif (/*AUTOARG*/
    // Outputs
    - iwb_adr_o, iwb_stb_o, iwb_sel_o, iwb_wre_o, iwb_cyc_o, ich_adr,
    - fet_fb, rpc_if, rpc_mx,
    + iwb_adr_o, iwb_stb_o, iwb_sel_o, iwb_wre_o, iwb_cyc_o, iwb_tag_o,
    + ich_adr, fet_fb, rpc_if, rpc_mx,
    // Inputs
    - iwb_ack_i, iwb_dat_i, ich_hit, hzd_bpc, hzd_fwd, bra_ex, bpc_ex,
    - gclk, grst, dena, iena, gpha
    + iwb_ack_i, iwb_dat_i, ich_hit, msr_ex, hzd_bpc, hzd_fwd, bra_ex,
    + bpc_ex, gclk, grst, dena, iena, gpha
    );
    parameter AEMB_IWB = 32;
    parameter AEMB_HTX = 1;
    @@ -45,6 +45,7 @@
    output [3:0] iwb_sel_o;
    output iwb_wre_o;
    output iwb_cyc_o;
    + output iwb_tag_o;
    input iwb_ack_i;
    input [31:0] iwb_dat_i;

    @@ -58,6 +59,7 @@
    output [31:2] rpc_if,
    rpc_mx;

    + input [7:5] msr_ex;
    input hzd_bpc,
    hzd_fwd;

    @@ -147,6 +149,7 @@
    assign iwb_wre_o = 1'b0;
    assign iwb_sel_o = 4'hF;
    assign iwb_cyc_o = iwb_stb_o;
    + assign iwb_tag_o = msr_ex[5];

    assign fet_fb = iwb_stb_o ~^ iwb_ack_i; // no WB cycle

    @@ -154,6 +157,9 @@

    /*
    $Log: aeMB2_iwbif.v,v $
    + Revision 1.5 2008/04/27 19:52:31 sybreon
    + added iwb_tag_o signal tied to MSR_ICE.
    +
    Revision 1.4 2008/04/26 01:09:06 sybreon
    Passes basic tests. Minor documentation changes to make it compatible with iverilog pre-processor.




     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.