LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Mon Mar 24 20:39:45 CET 2008
    Subject: [cvs-checkins] MODIFIED: spi_slave ...
    Top
    Date: 00/08/03 24:20:39

    Modified: spi_slave/sim/rtl_sim/modelsim_sim/run/opb_spi_slave
    opb_spi_slave_tb_c.do
    Log:
    added

    > vcom -93 ../../../../../rtl/vhdl/PCK_CRC8_D8.vhd

    > vcom -93 ../../../../../rtl/vhdl/PCK_CRC32_D32.vhd

    > vcom -93 ../../../../../rtl/vhdl/crc_gen.vhd

    > vcom -93 ../../../../../rtl/vhdl/crc_core.vhd




    Revision Changes Path
    1.2 spi_slave/sim/rtl_sim/modelsim_sim/run/opb_spi_slave/opb_spi_slave_tb_c.do

    http://www.opencores.org/cvsweb.shtml/spi_slave/sim/rtl_sim/modelsim_sim/run/opb_spi_slave/opb_spi_slave_tb_c.do.diff?r1=1.1&r2=1.2

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: opb_spi_slave_tb_c.do
    ===================================================================
    RCS file: /cvsroot/dkoethe/spi_slave/sim/rtl_sim/modelsim_sim/run/opb_spi_slave/opb_spi_slave_tb_c.do,v
    retrieving revision 1.1
    retrieving revision 1.2
    diff -u -b -r1.1 -r1.2
    --- opb_spi_slave_tb_c.do 30 Nov 2007 20:21:19 -0000 1.1
    +++ opb_spi_slave_tb_c.do 24 Mar 2008 19:39:45 -0000 1.2
    @@ -14,6 +14,11 @@
    vcom -93 ../../../../../rtl/vhdl/opb_m_if.vhd
    vcom -93 ../../../../../rtl/vhdl/shift_register.vhd
    vcom -93 ../../../../../rtl/vhdl/irq_ctl.vhd
    +vcom -93 ../../../../../rtl/vhdl/PCK_CRC8_D8.vhd
    +vcom -93 ../../../../../rtl/vhdl/PCK_CRC32_D32.vhd
    +vcom -93 ../../../../../rtl/vhdl/crc_gen.vhd
    +vcom -93 ../../../../../rtl/vhdl/crc_core.vhd
    vcom -93 ../../../../../rtl/vhdl/opb_spi_slave.vhd
    +
    # Testbench
    vcom -93 ../../../../../bench/vhdl/opb_spi_slave_tb.vhd
    \ No newline at end of file



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.