LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Wed Feb 14 19:56:08 CET 2007
    Subject: [cvs-checkins] MODIFIED: mlite ...
    Top
    Date: 00/07/02 14:19:56

    Modified: mlite/vhdl mlite_pack.vhd
    Log:
    Implemented BREAK and SYSCALL opcodes


    Revision Changes Path
    1.15 mlite/vhdl/mlite_pack.vhd

    http://www.opencores.org/cvsweb.shtml/mlite/vhdl/mlite_pack.vhd.diff?r1=1.14&r2=1.15

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: mlite_pack.vhd
    ===================================================================
    RCS file: /cvsroot/rhoads/mlite/vhdl/mlite_pack.vhd,v
    retrieving revision 1.14
    retrieving revision 1.15
    diff -u -b -r1.14 -r1.15
    --- mlite_pack.vhd 6 Mar 2006 02:07:03 -0000 1.14
    +++ mlite_pack.vhd 14 Feb 2007 18:56:07 -0000 1.15
    @@ -258,7 +258,8 @@
    b_source_out : out b_source_type;
    c_source_out : out c_source_type;
    pc_source_out: out pc_source_type;
    - mem_source_out:out mem_source_type);
    + mem_source_out:out mem_source_type;
    + exception_out: out std_logic);
    end component;

    component reg_bank



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.