LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Thu Jan 25 23:06:41 CET 2007
    Subject: [cvs-checkins] MODIFIED: rise ...
    Top
    Date: 00/07/01 25:23:06

    Modified: rise/vhdl tb_rise_uart.vhd
    Log:
    - Added delay between characters.


    Revision Changes Path
    1.2 rise/vhdl/tb_rise_uart.vhd

    http://www.opencores.org/cvsweb.shtml/rise/vhdl/tb_rise_uart.vhd.diff?r1=1.1&r2=1.2

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: tb_rise_uart.vhd
    ===================================================================
    RCS file: /cvsroot/cwalter/rise/vhdl/tb_rise_uart.vhd,v
    retrieving revision 1.1
    retrieving revision 1.2
    diff -u -b -r1.1 -r1.2
    --- tb_rise_uart.vhd 25 Jan 2007 22:01:31 -0000 1.1
    +++ tb_rise_uart.vhd 25 Jan 2007 22:06:41 -0000 1.2
    @@ -86,6 +86,8 @@
    rx <= '1'; -- 8 stopbit
    wait for 8600ns;

    + wait for 20us;
    +
    rx <= '0'; -- 8 startbit
    wait for 8600ns;
    rx <= '1'; -- 8 datenbits



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.