|
Message
From: cvs at opencores.org<cvs@o...>
Date: Sun Oct 29 12:47:57 CET 2006
Subject: [cvs-checkins] MODIFIED: t51 ...
Date: 00/06/10 29:12:47 Modified: t51/rtl/vhdl T51_MD.vhd
Log:
some improvements
Revision Changes Path
1.4 t51/rtl/vhdl/T51_MD.vhd
http://www.opencores.org/cvsweb.shtml/t51/rtl/vhdl/T51_MD.vhd.diff?r1=1.3&r2=1.4
(In the diff below, changes in quantity of whitespace are not shown.)
Index: T51_MD.vhd
===================================================================
RCS file: /cvsroot/andreas/t51/rtl/vhdl/T51_MD.vhd,v
retrieving revision 1.3
retrieving revision 1.4
diff -u -b -r1.3 -r1.4
--- T51_MD.vhd 13 May 2006 15:36:58 -0000 1.3
+++ T51_MD.vhd 29 Oct 2006 11:47:57 -0000 1.4
@@ -86,7 +86,7 @@
process (Clk)
variable Tmp1 : unsigned(15 downto 0);
variable Tmp2 : unsigned(8 downto 0);
- variable Tmp3 : unsigned(8 downto 0);
+ variable Tmp3 : unsigned(7 downto 0);
variable Cnt : unsigned(3 downto 0);
begin
if Clk'event and Clk = '1' then
@@ -113,7 +113,7 @@
elsif Cnt(3) = '0' then
Tmp1(15 downto 1) := Tmp1(14 downto 0);
Tmp1(0) := '0';
- Tmp2 := ("1" & Tmp1(15 downto 8)) - Tmp3;
+ Tmp2 := ("1" & Tmp1(15 downto 8)) - ("0" & Tmp3);
if Tmp2(8) = '1' then
Tmp1(0) := '1';
Tmp1(15 downto 8) := Tmp2(7 downto 0);
@@ -124,7 +124,7 @@
if Old_ACC /= ACC or Old_B /= B then
Tmp1(7 downto 0) := unsigned(ACC);
Tmp1(15 downto 8) := "00000000";
- Tmp3 := "0" & unsigned(B);
+ Tmp3 := unsigned(B);
Cnt := "0000";
Div_Rdy <= '0';
else
|
 |
Browse
