LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Fri Aug 11 21:32:03 CEST 2006
    Subject: [cvs-checkins] MODIFIED: jop ...
    Top
    Date: 00/06/08 11:21:32

    Modified: jop/vhdl/top jop_config_de2.vhd
    Log:
    100 MHz with PLL


    Revision Changes Path
    1.2 jop/vhdl/top/jop_config_de2.vhd

    http://www.opencores.org/cvsweb.shtml/jop/vhdl/top/jop_config_de2.vhd.diff?r1=1.1&r2=1.2

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: jop_config_de2.vhd
    ===================================================================
    RCS file: /cvsroot/martin/jop/vhdl/top/jop_config_de2.vhd,v
    retrieving revision 1.1
    retrieving revision 1.2
    diff -u -b -r1.1 -r1.2
    --- jop_config_de2.vhd 11 Aug 2006 00:57:36 -0000 1.1
    +++ jop_config_de2.vhd 11 Aug 2006 19:32:03 -0000 1.2
    @@ -9,9 +9,9 @@

    package jop_config is

    - -- constants for 50MHz input and 100MHz internal clock
    - constant clk_freq : integer := 50000000;
    - constant pll_mult : natural := 1;
    + -- constants for 50MHz input clock
    + constant clk_freq : integer := 100000000;
    + constant pll_mult : natural := 2;
    constant pll_div : natural := 1;

    end jop_config;



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.