Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: cvs at opencores.org<cvs@o...>
Date: Sat Jul 29 02:25:00 CEST 2006
Subject: [cvs-checkins] MODIFIED: mb-jpeg ...
Date: 00/06/07 29:02:25

Modified: mb-jpeg bmp2jpg_mb_linker_script.ld system.mhs system.mss
Log:
1. change active project from encoder to bmp2jpg_mb

2. reduce heap size to 0x400, stack size to 0x1000 for bmp2jpg_mb project

3. reduce instruction and data memory size to 32KB respectively

4. elaboate code for memory and platform independance


Revision Changes Path
1.2 mb-jpeg/bmp2jpg_mb_linker_script.ld

http://www.opencores.org/cvsweb.shtml/mb-jpeg/bmp2jpg_mb_linker_script.ld.diff?r1=1.1&r2=1.2

(In the diff below, changes in quantity of whitespace are not shown.)

Index: bmp2jpg_mb_linker_script.ld
===================================================================
RCS file: /cvsroot/quickwayne/mb-jpeg/bmp2jpg_mb_linker_script.ld,v
retrieving revision 1.1
retrieving revision 1.2
diff -u -b -r1.1 -r1.2
--- bmp2jpg_mb_linker_script.ld 28 Jul 2006 13:47:52 -0000 1.1
+++ bmp2jpg_mb_linker_script.ld 29 Jul 2006 00:25:00 -0000 1.2
@@ -10,8 +10,8 @@
/* */
/*******************************************************************/

-_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0x3000;
-_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x1000;
+_STACK_SIZE = DEFINED(_STACK_SIZE) ? _STACK_SIZE : 0x1000;
+_HEAP_SIZE = DEFINED(_HEAP_SIZE) ? _HEAP_SIZE : 0x400;

/* Define Memories in the system */




1.5 mb-jpeg/system.mhs

http://www.opencores.org/cvsweb.shtml/mb-jpeg/system.mhs.diff?r1=1.4&r2=1.5

(In the diff below, changes in quantity of whitespace are not shown.)

Index: system.mhs
===================================================================
RCS file: /cvsroot/quickwayne/mb-jpeg/system.mhs,v
retrieving revision 1.4
retrieving revision 1.5
diff -u -b -r1.4 -r1.5
--- system.mhs 28 Jul 2006 13:47:52 -0000 1.4
+++ system.mhs 29 Jul 2006 00:25:00 -0000 1.5
@@ -101,7 +101,7 @@
PARAMETER INSTANCE = dlmb_cntlr
PARAMETER HW_VER = 1.00.b
PARAMETER C_BASEADDR = 0x00010000
- PARAMETER C_HIGHADDR = 0x0001ffff
+ PARAMETER C_HIGHADDR = 0x00017FFF
BUS_INTERFACE SLMB = dlmb
BUS_INTERFACE BRAM_PORT = dlmb_port
END
@@ -110,7 +110,7 @@
PARAMETER INSTANCE = ilmb_cntlr
PARAMETER HW_VER = 1.00.b
PARAMETER C_BASEADDR = 0x00000000
- PARAMETER C_HIGHADDR = 0x0000ffff
+ PARAMETER C_HIGHADDR = 0x00007FFF
BUS_INTERFACE SLMB = ilmb
BUS_INTERFACE BRAM_PORT = ilmb_port
END



1.6 mb-jpeg/system.mss

http://www.opencores.org/cvsweb.shtml/mb-jpeg/system.mss.diff?r1=1.5&r2=1.6

(In the diff below, changes in quantity of whitespace are not shown.)

Index: system.mss
===================================================================
RCS file: /cvsroot/quickwayne/mb-jpeg/system.mss,v
retrieving revision 1.5
retrieving revision 1.6
diff -u -b -r1.5 -r1.6
--- system.mss 28 Jul 2006 13:47:52 -0000 1.5
+++ system.mss 29 Jul 2006 00:25:00 -0000 1.6
@@ -99,5 +99,7 @@
PARAMETER LIBRARY_VER = 1.00.a
PARAMETER PROC_INSTANCE = microblaze_0
PARAMETER CONFIG_WRITE = true
+ PARAMETER CONFIG_BUFCACHE_SIZE = 2560
+ PARAMETER CONFIG_MAXFILES = 2
END