LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Sat Jul 22 13:40:46 CEST 2006
    Subject: [cvs-checkins] MODIFIED: fpu100 ...
    Top
    Date: 00/06/07 22:13:40

    Modified: fpu100/test_bench tb_fpu.vhd
    Log:
    no message


    Revision Changes Path
    1.4 fpu100/test_bench/tb_fpu.vhd

    http://www.opencores.org/cvsweb.shtml/fpu100/test_bench/tb_fpu.vhd.diff?r1=1.3&r2=1.4

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: tb_fpu.vhd
    ===================================================================
    RCS file: /cvsroot/jidan/fpu100/test_bench/tb_fpu.vhd,v
    retrieving revision 1.3
    retrieving revision 1.4
    diff -u -b -r1.3 -r1.4
    --- tb_fpu.vhd 13 Jun 2006 20:35:31 -0000 1.3
    +++ tb_fpu.vhd 22 Jul 2006 11:40:45 -0000 1.4
    @@ -153,7 +153,6 @@

    ---------------------------------------------------------------------------------------------------------------------------------------------------
    ---------------------------------------------------SoftFloat test vectors (10000 test cases for each operation) --------------------------------------------------------------------
    -
    start_i <= '0';
    while not endfile(testcases_file) loop

    @@ -183,6 +182,69 @@

    end loop;

    + -------- Boundary values-----
    +
    + start_i <= '0';
    + -- seeeeeeeefffffffffffffffffffffff
    + --infinity
    + wait for CLK_PERIOD; start_i <= '1';
    + opa_i <= "01111111011111111111111111111111";
    + opb_i <= "01111111011111111111111111111111";
    + fpu_op_i <= "000";
    + rmode_i <= "00";
    + wait for CLK_PERIOD; start_i <= '0'; wait until ready_o='1';
    + assert output_o="01111111100000000000000000000000"
    + report "Error!!!"
    + severity failure;
    +
    + -- seeeeeeeefffffffffffffffffffffff
    + -- 1 x1.001 - 1x1.000 = 0x0.001
    + wait for CLK_PERIOD; start_i <= '1';
    + opa_i <= "00000000100100000000000000000000";
    + opb_i <= "10000000100000000000000000000000";
    + fpu_op_i <= "000";
    + rmode_i <= "00";
    + wait for CLK_PERIOD; start_i <= '0'; wait until ready_o='1';
    + assert output_o="00000000000100000000000000000000"
    + report "Error!!!"
    + severity failure;
    +
    + -- seeeeeeeefffffffffffffffffffffff
    + -- 10 x 1.0001 - 10 x 1.0000 =
    + wait for CLK_PERIOD; start_i <= '1';
    + opa_i <= "00000001000010000000000000000000";
    + opb_i <= "10000001000000000000000000000000";
    + fpu_op_i <= "000";
    + rmode_i <= "00";
    + wait for CLK_PERIOD; start_i <= '0'; wait until ready_o='1';
    + assert output_o="00000000000100000000000000000000"
    + report "Error!!!"
    + severity failure;
    +
    +
    + -- seeeeeeeefffffffffffffffffffffff
    + -- -0 -0 = -0
    + wait for CLK_PERIOD; start_i <= '1';
    + opa_i <= "10000000000000000000000000000000";
    + opb_i <= "10000000000000000000000000000000";
    + fpu_op_i <= "000";
    + rmode_i <= "00";
    + wait for CLK_PERIOD; start_i <= '0'; wait until ready_o='1';
    + assert output_o="10000000000000000000000000000000"
    + report "Error!!!"
    + severity failure;
    +
    + -- seeeeeeeefffffffffffffffffffffff
    + -- 0 + x = x
    + wait for CLK_PERIOD; start_i <= '1';
    + opa_i <= "00000000000000000000000000000000";
    + opb_i <= "01000010001000001000000000100000";
    + fpu_op_i <= "000";
    + rmode_i <= "00";
    + wait for CLK_PERIOD; start_i <= '0'; wait until ready_o='1';
    + assert output_o="01000010001000001000000000100000"
    + report "Error!!!"
    + severity failure;


    ----------------------------------------------------------------------------------------------------------------------------------------------------


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.