LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Mon Oct 31 18:39:51 CET 2005
    Subject: [cvs-checkins] MODIFIED: tv80 ...
    Top
    Date: 00/05/10 31:18:39

    Modified: tv80/rtl/uart T16450.v
    Log:
    Hajime Ishitani pointed out missing invert on cs_n signal




    Revision Changes Path
    1.2 tv80/rtl/uart/T16450.v

    http://www.opencores.org/cvsweb.shtml/tv80/rtl/uart/T16450.v.diff?r1=1.1&r2=1.2

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: T16450.v
    ===================================================================
    RCS file: /cvsroot/ghutchis/tv80/rtl/uart/T16450.v,v
    retrieving revision 1.1
    retrieving revision 1.2
    diff -u -b -r1.1 -r1.2
    --- T16450.v 30 Apr 2005 18:01:13 -0000 1.1
    +++ T16450.v 31 Oct 2005 17:39:50 -0000 1.2
    @@ -271,7 +271,7 @@
    end
    else
    begin
    - if (addr == 3'b000 && !LCR[7] && !rd_n && cs_n )
    + if (addr == 3'b000 && !LCR[7] && !rd_n && !cs_n )
    begin
    LSR[0] <= #1 1'b0; // DR
    end



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.