LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Fri Oct 21 00:15:31 CEST 2005
    Subject: [cvs-checkins] MODIFIED: or1k ...
    Top
    Date: 00/05/10 21:00:15

    Modified: or1k/or1ksim/cpu/or1k except.c
    Log:
    added missing exception, fixes segfault with trap exception


    Revision Changes Path
    1.44 or1k/or1ksim/cpu/or1k/except.c

    http://www.opencores.org/cvsweb.shtml/or1k/or1ksim/cpu/or1k/except.c.diff?r1=1.43&r2=1.44

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: except.c
    ===================================================================
    RCS file: /cvsroot/phoenix/or1k/or1ksim/cpu/or1k/except.c,v
    retrieving revision 1.43
    retrieving revision 1.44
    diff -u -b -r1.43 -r1.44
    --- except.c 30 Jun 2005 11:42:13 -0000 1.43
    +++ except.c 20 Oct 2005 22:15:30 -0000 1.44
    @@ -63,6 +63,7 @@
    "Insn TLB Miss",
    "Range",
    "System Call",
    + "Floating Point",
    "Trap" };

    const char *except_name(oraddr_t except)



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.