LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Thu Oct 20 01:10:56 CEST 2005
    Subject: [cvs-checkins] MODIFIED: or1k ...
    Top
    Date: 00/05/10 20:01:10

    Modified: or1k/or1ksim/cpu/or32 execute.c
    Log:
    usability improvments


    Revision Changes Path
    1.122 or1k/or1ksim/cpu/or32/execute.c

    http://www.opencores.org/cvsweb.shtml/or1k/or1ksim/cpu/or32/execute.c.diff?r1=1.121&r2=1.122

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: execute.c
    ===================================================================
    RCS file: /cvsroot/phoenix/or1k/or1ksim/cpu/or32/execute.c,v
    retrieving revision 1.121
    retrieving revision 1.122
    diff -u -b -r1.121 -r1.122
    --- execute.c 5 Sep 2005 08:47:44 -0000 1.121
    +++ execute.c 19 Oct 2005 23:10:56 -0000 1.122
    @@ -512,7 +512,7 @@
    opd++;
    }
    if(or32_opcodes[cpu_state.iqueue.insn_index].flags & OR32_R_FLAG) {
    - fprintf (runtime.sim.fexe_log, "SR =%08x",
    + fprintf (runtime.sim.fexe_log, "SR =%08x ",
    cpu_state.sprs[SPR_SR]);
    j++;
    }



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.