|
Message
From: OpenCores CVS Agent<cvs@w...>
Date: Fri Jan 30 11:24:34 CET 2004
Subject: [cvs-checkins] dbg_interface/ ench/verilog/dbg_tb.v oc/src/Db ...
CVSROOT: /home/oc/cvs
Module name: dbg_interface
Changes by: mohor 04/01/30 11:24:31
Modified files:
bench/verilog : dbg_tb.v
doc/src : DbgSupp.doc
rtl/verilog : dbg_defines.v dbg_top.v
Log message:
Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
|
 |
Browse
