LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent<cvs@w...>
    Date: Wed Dec 17 14:00:54 CET 2003
    Subject: [cvs-checkins] gpio/ ench/verilog/gpio_mon.v ench/verilog/gpi ...
    Top
    CVSROOT: /home/oc/cvs
    Module name: gpio
    Changes by: gorand 03/12/17 14:00:53

    Modified files:
    bench/verilog : gpio_mon.v gpio_testbench.v tb_tasks.v
    doc : gpio_spec.pdf
    doc/src : gpio_spec.doc
    rtl/verilog : gpio_defines.v gpio_top.v
    sim/rtl_sim/log: ncelab.log ncsim.log ncvlog.log
    sim/rtl_sim/run: ncsim.tcl

    Log message:
    added ECLK and NEC registers, all tests passed.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.