LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs@w...>
    Date: Tue, 21 Jan 2003 15:07:05 -0100
    Subject: [cvs-checkins] pci/ ench/verilog/pci_unsupported_commands_mas ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	pci
    Changes by:	mihad	03/01/21 15:07:05
    
    Modified files:
    	bench/verilog  : pci_unsupported_commands_master.v system.v 
    	                 pci_testbench_defines.v 
    	rtl/verilog    : pci_master32_sm.v pci_target32_interface.v 
    	                 pci_target32_sm.v pci_user_constants.v 
    	sim/rtl_sim/run: run_pci_sim_regr.scr 
    Added files:
    	bench/verilog  : pci_bench_common_tasks.v 
    
    Log message:
    	Bug fixes, testcases added.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.