LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs@w...>
    Date: Mon, 13 Jan 2003 13:14:42 -0100
    Subject: [cvs-checkins] oc8051/rtl/verilog oc8051_acc.v oc8051_alu.v o ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	oc8051
    Changes by:	simont	03/01/13 13:14:42
    
    Modified files:
    	rtl/verilog    : oc8051_acc.v oc8051_alu.v oc8051_b_register.v 
    	                 oc8051_decoder.v oc8051_defines.v oc8051_dptr.v 
    	                 oc8051_icache.v oc8051_indi_addr.v oc8051_int.v 
    	                 oc8051_ports.v oc8051_psw.v oc8051_ram_top.v 
    	                 oc8051_sfr.v oc8051_sp.v oc8051_tc.v 
    	                 oc8051_top.v oc8051_uart.v 
    	                 oc8051_wb_iinterface.v 
    
    Log message:
    	replace some modules
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.