|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Fri, 13 Dec 2002 20:04:07 -0100
Subject: [cvs-checkins] mem_if/ ench/verilog/mem_if_bench.v ench/veril ...
CVSROOT: /home/oc/cvs
Module name: mem_if
Changes by: mihad 02/12/13 20:04:07
Modified files:
bench/verilog : mem_if_bench.v mem_if_sdram_flash_sim_top.v
doc : README.txt
sim/rtl_sim/bin: rtl_file_list
Added files:
bench/verilog : mem_if_bench_defines.v
rtl/verilog : mem_if_registered_feedback.v mem_if_ro_top.v
Log message:
Added files for registered feedback.
Added file for testbench definitions.
doc and bench directories are currently not really up to date.
|
Browse
