|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Wed, 25 Sep 2002 14:53:56 -0100
Subject: [cvs-checkins] pci/rtl/verilog fifo_control.v pci_target_unit ...
CVSROOT: /home/oc/cvs
Module name: pci
Changes by: mihad 02/09/25 14:53:56
Modified files:
rtl/verilog : fifo_control.v pci_target_unit.v
pciw_fifo_control.v pciw_pcir_fifos.v
wb_slave_unit.v wbr_fifo_control.v
wbw_fifo_control.v wbw_wbr_fifos.v
Log message:
Removed all logic from asynchronous reset network
|
Browse
