|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Tue, 24 Sep 2002 18:09:20 -0100
Subject: [cvs-checkins] pci/rtl/verilog pci_target32_sm.v
CVSROOT: /home/oc/cvs
Module name: pci
Changes by: mihad 02/09/24 18:09:20
Modified files:
rtl/verilog : pci_target32_sm.v
Log message:
Number of state bits define was removed
|
Browse
