LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs@w...>
    Date: Tue, 24 Sep 2002 17:30:37 -0100
    Subject: [cvs-checkins] pci/rtl/verilog pci_target32_sm.v
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	pci
    Changes by:	mihad	02/09/24 17:30:36
    
    Modified files:
    	rtl/verilog    : pci_target32_sm.v 
    
    Log message:
    	Changed state machine encoding to true one-hot
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.