|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Mon, 23 Sep 2002 17:22:53 -0100
Subject: [cvs-checkins] ethernet/rtl/verilog eth_defines.v
CVSROOT: /home/oc/cvs
Module name: ethernet
Changes by: mohor 02/09/23 17:22:52
Modified files:
rtl/verilog : eth_defines.v
Log message:
Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
|
Browse
