LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs-checkins-agent@o...>
    Date: Mon, 29 Jul 2002 20:15:19 -0100
    Subject: [cvs-checkins] uart16550/ ench/verilog/uart_test.v oc/CHANGES ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	uart16550
    Changes by:	gorban	02/07/29 20:15:19
    
    Modified files:
    	bench/verilog  : uart_test.v 
    	doc            : CHANGES.txt 
    	sim/rtl_sim/bin: nc.scr 
    
    Log message:
    	Reverted to include uart_defines.v file in other files again.
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.