LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs-checkins-agent@o...>
    Date: Sat, 19 Jan 2002 15:10:42 +0100
    Subject: [cvs-checkins] or1k/mp3 rtl/verilog/or1200/or1200_defines.v r ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	or1k
    Changes by:	lampret	02/01/19 15:10:40
    
    Modified files:
    	mp3/rtl/verilog/or1200: or1200_defines.v or1200_dpram_32x32.v 
    	mp3/bench/verilog: or1200_monitor.v 
    
    Log message:
    	Fixed OR1200_XILINX_RAM32X1D.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.