LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs-checkins-agent@o...>
    Date: Mon, 30 Jul 2001 23:23:42 +0200
    Subject: [cvs-checkins] ethernet/rtl/verilog wishbonedma.v txethmac.v ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	ethernet
    Changes by:	mohor	01/07/30 23:23:42
    
    Added files:
    	rtl/verilog    : wishbonedma.v txethmac.v transmitcontrol.v 
    	                 statem.v shiftreg.v rxstatem.v rxethmac.v 
    	                 rxcounters.v receivecontrol.v random.v 
    	                 outputcontrol.v miim.v macstatus.v maccontrol.v 
    	                 ethregisters.v ethernettop.v ethdefines.v crc.v 
    	                 counters.v clockgen.v 
    
    Log message:
    	Directory structure changed. Files checked and joind together.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.