LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs-checkins-agent@o...>
    Date: Sat, 31 Mar 2001 15:00:53 +0200
    Subject: [cvs-checkins] USB/usb_funct/verilog Tag: 1.2 ep_rf.v idma.v ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	USB
    Changes by:	rudi	01/03/31 15:00:53
    
    Modified files:
    	usb_funct/verilog: Tag: 1.2 ep_rf.v idma.v mem_arb.v pd.v pe.v 
    	                   pl.v primitives.v rf.v usb_defines.v 
    	                   usbf_top.v utmi_if.v utmi_ls.v wb.v 
    
    Log message:
    	- Added Core configuration
    	- Added handling of OUT packets less than MAX_PL_SZ in DMA mode
    	- Modified WISHBONE interface and sync logic
    	- Moved SSRAM outside the core (added interface)
    	- Many small bug fixes ...
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.