|
Message
From: rajendra kumar bishnoi<rajendra_k_b@r...>
Date: Thu Feb 2 05:35:54 CET 2006
Subject: [usb] Required Information for verification of USB 2.0
Hello
I 'm creating a verification environment (in "c") for USB Design (in "verilog")which will be reusable and automated.
Can u suggest me some link or any specific material for this, i had already gone through the standard USB pdf.
with regards
Raj
-------------- next part --------------
An HTML attachment was scrubbed...
URL: attachment.htm
|
 |
Browse
