LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: pranav_c_java@y...<pranav_c_java@y...>
    Date: Mon Aug 16 09:09:39 CEST 2004
    Subject: [usb] timeout
    Top
    hi

    sorry,I made a mistake.

    The delay specified to each is 7.5 bit times, hence a total of 15bit
    times, plus a delay of 2 bit times give a total of 17 bit times, Hence
    there is a delay of not more than 18bit times was specified.
    Hence the specification is 7.5 bit times only and this will reflect the
    same for the High speed.

    The SEO to J transistion is for EOP and not for resetting, but i couldnot
    properly connect your question with the SE0 to J tansistion.

    pranav

    ----- Original Message -----
    From: rtl2gds@S...<rtl2gds@S...>
    To:
    Date: Tue Jun 29 22:58:14 CEST 2004
    Subject: [usb] timeout

    > Hi,
    >
    > I would like to ask about timeout values in usb 2.0 core, why these
    > are
    > 622 ns FS(7.5b times) and 400 ns HS (192b times)?
    > Shouldn't these be 18 bit times in FS and 816 bit times in HS as
    > stated
    > in 7.1.18 of usb spec (end to end delay)?
    > And how timeout is checked? Is timeout counter started when
    > linestate
    > enters squelch level (or SE0 to J transition for FS) and reset when
    > linestate leaves squelch (or J to K transition for FS), when device
    > waits
    > for data or response from usb host)?
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.