LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: rtl2gds@S...<rtl2gds@S...>
    Date: Tue Jun 29 22:58:14 CEST 2004
    Subject: [usb] timeout
    Top
    Hi,

    I would like to ask about timeout values in usb 2.0 core, why these are
    622 ns FS(7.5b times) and 400 ns HS (192b times)?
    Shouldn't these be 18 bit times in FS and 816 bit times in HS as stated
    in 7.1.18 of usb spec (end to end delay)?

    And how timeout is checked? Is timeout counter started when linestate
    enters squelch level (or SE0 to J transition for FS) and reset when
    linestate leaves squelch (or J to K transition for FS), when device waits
    for data or response from usb host)?

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.