LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: M. AbuKhater<perocletos@y...>
    Date: Tue Mar 9 15:50:08 CET 2004
    Subject: [usb] USB1.1 transceiver
    Top
    as I saw in the USB2.0 Spesification ( 7.1.1) a pull up resistor should be connected to a 3.6V to D+ so the host can detect it. about Vbus (the 5 V one , am not using it at all),
    did u mean it this way or did I got u wrong?

    AbuKhater



    Marc Reinig <mreinig@p...> wrote:
    According to the USB spec., you are not supposed to source any current when Vusb is not present. You need to gate your connection between the 3.3 V (J3 - 5) and R10 with Vusb.

    Marc Reinig
    System Solutions

    -----Original Message-----
    From: usb-bounces@o... [mailto:usb-bounces@o...]On Behalf Of Mohammad AK
    Sent: Monday, March 08, 2004 10:34 AM
    To: usb@o...
    Subject: [usb] USB1.1 transceiver


    hi everybody
    I would appreciate, any comments on the attached schematic.
    thanks
    AbuKhater


    ---------------------------------
    Do you Yahoo!?
    Yahoo! Search - Find what youre looking for faster._______________________________________________
    attachment.htm

    ReferenceAuthor
    [usb] USB1.1 transceiverMarc Reinig

    Follow upAuthor
    [usb] USB1.1 transceiverMarc Reinig

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.