LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann<rudi@a...>
    Date: Tue Mar 9 03:19:14 CET 2004
    Subject: [usb] USB1.1 transceiver
    Top

    - Mode should be hard wired
    - Suspend should go to the FPGA (if you are planning to
    use it, otherwise hardwire as ell).
    - Why do you use 10K resistors between the FPGA and the
    transceiver ?



    On Tue, 2004-03-09 at 01:34, Mohammad AK wrote:
    > hi everybody
    > I would appreciate, any comments on the attached schematic.
    > thanks
    > AbuKhater
    >
    >
    > ______________________________________________________________________
    > Do you Yahoo!?
    > Yahoo! Search - Find what youre looking for faster.
    >
    > ______________________________________________________________________
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/usb
    --
    rudi
    ========================================================
    ASICS.ws ::: Solutions for your ASIC/FPGA needs :::
    ..............::: FPGAs * Full Custom ICs * IP Cores :::
    FREE IP Cores -> http://www.asics.ws/ <- FREE EDA Tools


    ReferenceAuthor
    [usb] USB1.1 transceiverMohammad AK

    Follow upAuthor
    [usb] USB1.1 transceiverM AbuKhater

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.