LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Marc Reinig<mreinig@p...>
    Date: Wed Feb 11 04:23:22 CET 2004
    Subject: [usb] about USB1.1 core on FPGA
    Top

    > From: usb-bounces@o... [mailto:usb-bounces@o...]On
    > Behalf Of tomko81@h...
    > Sent: Tuesday, February 10, 2004 6:22 PM
    > To: usb@o...
    > Subject: [usb] about USB1.1 core on FPGA

    > I would like to ask is it possible to implement PDIUSB11 on fpga? that
    > mean do FPGA have the ability to do the part of PDIUSB11?

    Not if you want reliable operation. USB buffers are impedance matched and
    rise/fall time controlled

    > Also, are the D+,D- 5V signals or 3.3 V signals ?

    Neither, read the spec, ch. 7.

    Marc Reinig
    System Solutions


    ReferenceAuthor
    [usb] about USB1.1 core on FPGATomko81

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.