Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: tomko81@h...<tomko81@h...>
Date: Wed Feb 11 03:21:39 CET 2004
Subject: [usb] about USB1.1 core on FPGA
Hi everyone,

I am now trying to implement a USB 1.1 core on fpga using the USB1.1
core and PHY from opencores. In my hardware design, i connect FPGA
to PDIUSB11 then to the USB cable.

I would like to ask is it possible to implement PDIUSB11 on fpga? that
mean do FPGA have the ability to do the part of PDIUSB11?
Also, are the D+,D- 5V signals or 3.3 V signals ?

While i am reading through the USB1.1 core , i don't understand why it
can allow missing one J state in finding the synchronize pattern?

Any reply will be appreciated. Thx a lot.


Regards,
TOM

Follow up	Author
[usb] about USB1.1 core on FPGA	Marc Reinig