LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann <rudi@a...>
    Date: Fri, 22 Feb 2002 07:46:09 +0700
    Subject: Re: [usb] join
    Top

    On Friday 22 February 2002 05:50 am, you wrote:
    > hi,
    >
    > how can VHDL implementation be considered,
    > since FPGA are inoperable at such high frequencies (480 MHz).
    >
    > thanks,
    >
    > Ben
    
    Nobody said anything about FPGAs !
    
    You are right, a USB 2.0 PHY would be an ASIC implementation
    only. Still a nice project to do. Could be tested in a FPGA at Low
    and Full speed modes.
    
    rudi
    
    
    > ----- Original Message -----
    > From: Rudolf Usselmann <rudi@a... >
    > To: <usb@o... >
    > Date: Thu, 19 Apr 2001 12:48:15 +0700
    > Subject: Re: [usb] join
    >
    > > on 4/19/01 8:29, Srujan Reddy at usbmail@y...  wrote:
    > > > hi
    > > > Where can i find VHDL code for USB 2.0 Transceiver
    > > > Macrocell Interface(UTMI) for the specifications given
    > > > in the site.
    > > > please tell me if know where i can find it.
    > > > thanks & regards
    > > > Shahid
    > >
    > > How about writing one and making it available to everyone ?
    > >
    > > Cheers !
    > > --
    > > rudi
    
    
    
    
    

    ReferenceAuthor
    Re: [usb] joinBenoit201

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.