LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: baobaron@h...
    Date: Sat, 16 Feb 2002 11:43:58 +0100
    Subject: [usb] SIE
    Top

    why use to 4x clk?
when design SIE, what is means of "clock/data separation"?
and how to do this?
what is means of "NRZI Data encoding/decoding and bit stuffing"?
                                                      thanks a lot

    Follow upAuthor
    RE: [usb] SIEKw
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.