LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "niko zhang" <niko_zhang@h...>
    Date: Fri, 18 Jan 2002 15:55:16 +0800
    Subject: [usb] about usb testbench
    Top

    Hi:
      I am insteresting in USB Testbench.I want to verify usb device core,writed 
    by verilog.It has been finished.But the test's method is difficult for me.I 
    don't know how to finish it.Could you give me some advice?
      Thanks.Look forward to hear you soon.
      Rgds.
    
      Niko
    
    
    _________________________________________________________________
    Join the world’s largest e-mail service with MSN Hotmail. 
    http://www.hotmail.com
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.