LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: weshutchins at reliabletechnologies.net<weshutchins@r...>
    Date: Wed Oct 17 00:46:30 CEST 2007
    Subject: [pci] PCI bridge - Guest mastering of PCI bus
    Top
    I'm looking at the PCI bridge core for a project.

    There is a setting to define which Wishbone version, PCI_WB_REV_B3.
    Does this have to be set in order to burst data for Guest device
    mastering PCI bus? Are there any advantages to not setting PCI_WB_REV_B3?

    thanx,
    wes

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.