LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mark McDougall<markm@v...>
    Date: Mon Aug 6 02:25:05 CEST 2007
    Subject: [pci] pci_bridge32 on an Altera Cyclone II
    Top
    Jeremy Hammer wrote:

    > Info: Pin pci_framen has a permanently disabled output enable
    > Info: Pin pci_irdyn has a permanently disabled output enable
    > Info: Pin pci_framen has VCC driving its datain port

    > What are your thoughts on the three "Info" lines from my compile?

    If you are never mastering the bus, then these lines will never be driven
    by the PCI core. So that's no problem.

    Regards,

    --
    Mark McDougall, Engineer
    Virtual Logic Pty Ltd, <http://www.vl.com.au>
    21-25 King St, Rockdale, 2216
    Ph: +612-9599-3255 Fax: +612-9599-3266

    ReferenceAuthor
    [pci] pci_bridge32 on an Altera Cyclone IIJeremy Hammer

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.