LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Christian Ludlam<christian@r...>
    Date: Thu Jun 14 22:30:03 CEST 2007
    Subject: [pci] PCI verification
    Top
    On 13 Jun Lodman, Mike wrote:

    > I'm looking for a behavioral/simple structural PCI verification core to
    > drive the bus along with the "real" PCI core. I did a search on the
    > archives but I don't see anything matching that. Does anyone have any
    > ideas? Thanks!

    One of the OpenCores PCI implementations (I think it's called pci_core)
    includes a VHDL behavioural model PCI master driven by a text file - using
    this you can generate most PCI accesses in a testbench.

    HTH,

    --
    Christian Ludlam
    christian@r...

    ReferenceAuthor
    [pci] PCI verificationLodman, Mike

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.